FPD-Link II Display SerDes Overview

National Semiconductor Application Note 1807 John Goldie May 14, 2008



Introduction

National's FPD-Link II family of embedded clock LVDS SerDes provide enhanced features, and improved signal quality over prior generations of FPD-Link SerDes devices for Display applications. FPD-Link Chipsets serialized the wide parallel RGB buses down to 4 or 5 pairs of LVDS signaling depending upon the chipset. 18-bit RGB was serialized to three LVDS data lines and a LVDS clock, while 24-bit RGB was serialized to four LVDS data lines and a LVDS clock. This provided a smaller, higher speed video bus and has become the defacto standard for Notebook Display interfaces.

The FPD-Link II SerDes family serializes the wide parallel display bus all the way to a single serial differential signal as shown in *Figure 1* below. Signal compression ratios of 24:1 or even greater (if ground wires are taken into account) are obtained. Current devices in the family support common 18-bit RGB Display applications. With the single serial signal, skew problems between multiple lines (lanes) are removed and cable lengths up to 10 meters are supported. This makes the FPD-Link II SerDes ideal for long reach applications with low cost small cables.




FIGURE 1. General Block Diagram - FPD-Link II 18-bit RGB Display Application

The single serial differential signal carries the parallel data (RGB and control) information, clock information and a small amount of serial overhead. Routing of the single signal pair

greatly eases system design, saves bulk interconnect, saves connector pins, and reduces concern over interface interconnect skew.




FIGURE 2. 24-bit Serial Payload Example

An example of the 24-bit (user) payload is shown in *Figure 2*. The 24-bit data field is appended with four additional serial bits which provide the embedded clock information, link coding, and operating mode information. A fixed clock edge is created between the C0 and C1 bits, and the coding/mode information is conveyed by the A & B bits.

The SERIALIZER Function

The Serializer (SER) function generically collects a wide parallel bus plus its clock signal, performs payload optimization, appends the serial control bits and level translates the high-speed serial signal to LVDS-like levels. The payload is optimized for serial transmission over AC-coupled interconnects. This step balances the data being sent to support the AC-coupled transmission. Depending upon the chipset being used, payload randomization and scrambling is also done to enhance the signal quality across the link.

A few options are also supported depending upon the SER device. Various input (parallel) buses are supported. This ranges from bus width and also signaling physical layer. LVC-MOS buses at 3.3V are supported. in addition to parts that input a FPD-Link (LVDS based) interface and converts it to FPD-Link II (i.e. DS99R421).

The DESERIALIZER Function

The Deserializer (DES) function is to recover the clock and data signals and to provide them to the target device (a display for example). The FPD-Link II DES is very unique as it is able to quickly lock to the serial stream without the need of a local reference clock or any special training patterns from the SER. These features set the FPD-Link II SerDes apart from many competing interfaces. They simplify the application, support hot plugging, and also require less external components (less board space and cost). The DES even provides a LOCK output signal to allow the system to check serial link status.

A few options are also supported depending upon the DES device selected. Various output (parallel) buses are support-


ed. This ranges from bus width and also the signaling physical layer. LVCMOS buses at 3.3V are supported.

Serial Payload

The serial payload is optimized for the different chipsets in the FPD-Link II family and also for the applications they support. A common serial payload to explain as a reference is the 28bit serial frame shown in Figure 2 above. The 28 bits are comprised of: 24 data bits, 2 bits of embedding clock information, and 2 bits of serial control for the link. Thus, for every 24 bits of data, 28 serial bits are sent. This makes the basic link 24/28 (86%) efficient. This is an important bench mark, as it is always desirable to keep overhead low. This scheme is also ~30% better than the common data communication 8b/ 10b scheme which is 80% efficient. Note that the 24 data bits are modified by the balancing, randomization, and scrambling. This is done to support the AC coupling on the link, and also to help reduce ISI (Inter-symbol Interference) effects when sending relatively static data. The two clock bits are fixed, with one bit high (C1) and one bit low (C0) - note these two are DC balanced as a pair. The two serial control bits, commonly noted as DCA (A) and DCB (B), provide information to the DES to recover the data and also the link status and mode.

Streaming RGB Display Applications

The FPD-Link II chipset is mainly used for RGB applications with various display resolutions. With the basic chipset (DS90UR241/124), 18-bit color depth is commonly used. A wide range of PCLK rates are supported depending upon the chipset selected. Of the user data payload, i.e. the 24 data bits, 18 bits of RGB information, 3 display control signals (HS, VS, DE) and 3 general purpose signals are sent per PCLK.



30055803

FIGURE 3. 18-bit RGB FPD-Link II SERDES WVGA Display Application

In this example, if the PCLK was at 43MHz, the serial transmission rate is 28 times the PCLK, or 1.2 Gbps. The user data rate is 24X of PCLK, or 1.0 Gbps in this example.

Signal Quality Enhancers

As noted above, the data payload is modified to randomize, scramble, and balance the data to support AC-coupling of the interface and to also enhance the signal quality of the serial signal. In addition to these, the physical layer is also enhanced and allows for various options depending upon the chipset.

Certain FPD-Link II line drivers feature an adjustable Pre-Emphasis feature. This is useful with longer distance applications or with high-loss interconnects. A resistor is connected to the PRE pin to ground and the value sets the amount of additional output current that is driven. If the following logic bit is the same logic state, the "additional" current is turned off for the following bit. With this scheme, ISI (jitter) is reduced and also some power is saved.

Certain FPD-Link II line drivers also support a differential output voltage magnitude select pin. This pin is typically set to low for standard swings. But if a larger VOD is desired, the pin allows for an increased swing setting by setting it High.

EMI Mitigation Features

The differential LVDS style physical layer is used to help minimize the generation of EMI. Line driver transition times are controlled to be balanced and centered. This is done to minimize any common-mode currents from the line driver. The odd-mode (differential) signaling generates equal and opposite currents in the pair which also help to lower overall emissions. The serial link is terminated at both the source and load ends to minimize any signal reflections. Certain parts provide internal terminations to reduce external part count and to also minimize the resulting stub lengths.

The Parallel Bus at the DES (receiver output) is also optimized to reduce EMI. Edge rates are controlled, and on certain DES devices an output drive strength control is provided. Most DES devices support PTO (progressive turn-on), a feature that groups the data outputs into banks and offsets the switching point in time to reduce simultaneous switching and thus reduce supply noise. Other devices employ frequency spread PTO to dynamically alter the output switching sequence and further enhance the noise reduction of the wide bus.

Current FPD-Link II SerDes Devices

Many variants of FPD-Link II SER and DES devices are currently available with more to follow.

TABLE 1. Select FPD-Link II SER and DES Device Comparison Table

NSID (root)	Function	Input	Output	PCLK (MHz)	Grade
DS90C241Q	SER	24-bit LVCMOS	1-FPD-Link II	5 to 35	Automotive
DS90C124Q	DES	1-FPD-Link II	24-bit LVCMOS	5 to 35	Automotive
DS90UR241Q	SER	24-bit LVCMOS	1-FPD-Link II	5 to 43	Automotive
DS90UR124Q	DES	1-FPD-Link II	24-bit LVCMOS	5 to 43	Automotive
DS99R421Q	SER	3D+C LVDS	1-FPD-Link II	5 to 43	Automotive
DS99R101	SER	24-bit LVCMOS	1-FPD-Link II	3 to 40	Commercial
DS99R102	DES	1-FPD-Link II	24-bit LVCMOS	3 to 40	Commercial
DS99R103T	SER	24-bit LVCMOS	1-FPD-Link II	3 to 40	Industrial
DS99R104T	DES	1-FPD-Link II	24-bit LVCMOS	3 to 40	Industrial
DS99R105	SER	24-bit LVCMOS	1-FPD-Link II	3 to 40	Commercial
DS99R106	DES	1-FPD-Link II	24-bit LVCMOS	3 to 40	Commercial
Check website for latest product introductions.					

Summary

The FPD-Link II SerDes devices provide an embedded clock single serial stream for Display, Imaging, Pixel based, and other applications. The serial interface greatly eases inter-

connect design in terms of space, pins, skew and cost. The FPD-Link II DES devices with the special clock recovery circuitry are unique in that they do not require training patterns, a local reference clock, and support hot-plugging into a live

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench	
Audio	www.national.com/audio	Analog University	www.national.com/AU	
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes	
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts	
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green	
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging	
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality	
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns	
Power Management	www.national.com/power	Feedback	www.national.com/feedback	
Switching Regulators	www.national.com/switchers			
LDOs	www.national.com/ldo			
LED Lighting	www.national.com/led			
PowerWise	www.national.com/powerwise			
Serial Digital Interface (SDI)	www.national.com/sdi			
Temperature Sensors	www.national.com/tempsensors			
Wireless (PLL/VCO)	www.national.com/wireless			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2008 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com German Tel: +49 (0) 180 5010 771 English Tel: +44 (0) 870 850 4288 National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com